A family of frequency synthesizers is described. Each member of the family generates one of many equally-spaced frequencies by utilizing identical modules, the number of which is related to the number of possible frequencies. For any design in the family which uses frequency division in the modules, there exists a dual design which utilizes frequency multiplication. Block diagrams and formulas are included which may be useful in designing frequency synthesizers for communication system applications.
INTRODUCTION
A frequency synthesizer is a deterministic, time-invariant device which produces one of a number of possible output frequencies when a particular input is applied. Such a device is useful for anti-jam and/or multipleaccess communication systems.
For purposes of this report, it is convenient to restrict the discussion to frequency synthesizers which perform a one-to-one mapping between a set of binary inputs and a set of sinusoidal outputs. Two classes of synthesizers will be described -one based on frequency division, and one based on frequency multiplication in each of several identical modules. The report is intended as a guide for designing frequency synthesizers of the type described.
The idea of implementing frequency synthesizers by modular composition is not new. In particular Group 62 has developed a synthesizer for the Lincoln Experimental Terminal (LET) which is based on octal frequency division in each module.
II. MODULAR COMPOSITION
The function of the frequency synthesizer is to select one of N possible frequencies spaced B cps apart. It is assumed that N is at least an order of magnitude greater than unity and a power-of-two, so that each particular output frequency can be uniquely specified by log ? N bits. For large N the complexity of the synthesizer can be greatly reduced by generating fewer frequencies directly and by utilizing an iterative technique involving identical modules as shown in Fig. 1 . The synthesizer consists of a frequency generator, n identical modules (each composed of one stage and one switching network), and a frequency converter. 
These 2 equally-spaced frequencies all feed each switching network.
Each switching network receives an independent set of m bits from an external source which uniquely specifies one of the 2 frequencies. The function of switching network k is to pass only the specified frequency
Stage 1 operates on f + iiAf and f so as to produce one of 2 equally-spaced frequencies. Similarly stage k operates on f + i, Af and the frequency produced by stage k-1 (k ^ 2) to produce one of 2 equallyspaced frequencies. Thus the integers m and n are related to N by the formula mn = log~N (m, n ^ 1)
Given N, Fig. 1 and (2) define a family of frequency synthesizers with each member uniquely specified by an (m, n) pair. Complete families of (m, n)
pairs for several values of N are listed in Table 1 . 
°
where (3a) and (3b) refer to the design options of scaling down or up, respectively. Furthermore, in (3a) the choice of sign depends on whether or not the upper or the lower sideband, respectively, is passed by the bandpass filter. In (3b) the choice depends on which of the two frequencies f. , or :: + i, Af is subtracted in the mixing operation. Thus a total of four design options (which are designated a-1, a-2, b-1, and b-2, respectively) for each family of synthesizers are available. Henceforth results pertaining to these design options will be presented in the same order as (3).
Using (3) and Fig. 2 it can be verified that the output frequency produced by stage n is
If the signs in I alternate, the choice of signs of the right-most term in (5) depends on whether or not n is odd or even, respectively. Note from (1) and inspection of (5) As mentioned previously Af must be sufficiently small for (3) to satisfy the requirement that f, « f . The restriction on Af depends on f , the (m, n) pair, and the following condition dictated by general design considerations for implementing bandpass filters: A) the passband should be much less than the center frequency of the filter. This condition is most stringent for stage n, because the size of the passband increases with k* .
For stage n condition A) is equivalent to requiring that the range of f be
As can be seen from (5), for design options a and b the greatest contribution to the passband is made by the range of i and i,, respectively. much less than the center value of f . From (4) The output frequency of the synthesizer can be written as 
where 0 < f < f . The choice of sign in (12) Although the number of storage cells for a given family of synthesizers is invariant (from (2)), the number of AND gates increases rapidly with m for m ^ 3 as can be verified using Table 1 . 
